Translator of VHDL Design to Counter Automaton

Translator of VHDL Design to Counter Automaton

Software

The VHD2CA is the translator of a hardware desing in VHDL to a counter automaton. Some of modern tools for formal verification uses the counter automaton as the formalism for the description of an infinite state space model, thus the translation from VHDL to counter automaton allows the user to formal verify generic (parametric) hardware systems. The translator includes the whole LALR(1) grammar of VHDL'93 language and supports common used constructs.

The VHD2CA is the translator of a hardware desing in VHDL to a counter automaton. Some of modern tools for formal verification uses the counter automaton as the formalism for the description of an infinite state space model, thus the translation from VHDL to counter automaton allows the user to formal verify generic (parametric) hardware systems. The translator includes the whole LALR(1) grammar of VHDL'93 language and supports common used constructs.

VHDL, counter automata, translator, model, formal verification

VHDL, counter automata, translator, model, formal verification

http://www.fit.vutbr.cz/~smrcka/projects/vhd2ca/

K využití výsledku jiným subjektem je vždy nutné nabytí licence

http://www.fit.vutbr.cz/~smrcka/projects/vhd2ca/

vhd2ca-1.0.tar