Hardware Acceleration of Approximate Palindromes Searching

Hardware Acceleration of Approximate Palindromes Searching

Stať ve sborníku v databázi WoS či Scopus

Understanding the structure and function of DNA sequences represents an important area of research in modern biology. Unfortunately, analysis of such data is often complicated by the presence of mutations introduced by evolutionary processes. They increase the time-complexity of algorithms for sequence analysis by introducing an element of uncertainty, complicating their practical usage. One class of such algorithms has been designed to search for palindromes with possible errors---approximate palindromes. The best state-of-the-art methods implemented in software show time-complexity between linear and quadratic, depending on required input parameters. This paper investigates the possibilities for hardware acceleration of approximate palindrome searching and describes a parametrized architecture suitable for chips with FPGA technology. A prototype of the proposed architecture was implemented in VHDL language and synthesized for Virtex technology. Application on test sequences shows that the circuit is able to speed up palindrome searching by up to 8000x in comparison with the best-known software method relying on suffix arrays.

Understanding the structure and function of DNA sequences represents an important area of research in modern biology. Unfortunately, analysis of such data is often complicated by the presence of mutations introduced by evolutionary processes. They increase the time-complexity of algorithms for sequence analysis by introducing an element of uncertainty, complicating their practical usage. One class of such algorithms has been designed to search for palindromes with possible errors---approximate palindromes. The best state-of-the-art methods implemented in software show time-complexity between linear and quadratic, depending on required input parameters. This paper investigates the possibilities for hardware acceleration of approximate palindrome searching and describes a parametrized architecture suitable for chips with FPGA technology. A prototype of the proposed architecture was implemented in VHDL language and synthesized for Virtex technology. Application on test sequences shows that the circuit is able to speed up palindrome searching by up to 8000x in comparison with the best-known software method relying on suffix arrays.

Approximate palindromes, systolic array, FPGA technology

Approximate palindromes, systolic array, FPGA technology

MARTÍNEK, T.; LEXA, M.

2011

08.12.2008

IEEE Computer Society

Taipei

978-1-4244-2796-3

The International Conference on Field-Programmable Technology

65

72

8

https://www.fit.vut.cz/research/publication/8780/

fpt