Seminář UPSY - Veeravalli V.: Design Considerations for an SET/SEU Measurement Chip (Vienna University of Technology) - detail akce