Computers and Peripheral Devices
FEKT-MNAVAcad. year: 2018/2019
Basic concepts of computer techniques, architectures, family of x86 microprocessors, addressing modes, cache memory, introduction of multiple units, MMX unit, superscalar architecture of microprocessor, SSE unit, Netburst architecture, multiprocessing and its implementations, microprocessor in the x86-64 mode, architecture of AMD64 microprocessors, DCA, Core and Core iX microarchitectures, AVX unit, Bulldozer and Piledriver microarchitecture, APU and its implementations, system memory, memory timing, synchronous DRAM memories (DDR, DDR2, DDR3), memory modules, buses, hierarchy, internal PC buses, PCI bus, AGP port, PCI-Express bus, HyperTransport and QPI interconnection, DMI, chipset, parameters and properties, chipset evolution, graphics adapter, 2D and 3D acceleration, multiprocessing and its implementation in GPU.
Learning outcomes of the course unit
Students get a detailed overview of the hardware features of processors, particular computer components of workstations and servers based on the PC platform. Students will be able to program x86 and x86-64 compatible processors on the level of symbolic instructions using standard or vector processing units (MMX, SSE, AVX), and will become familiar with the procedures of parallel programming.
The subject knowledge on the Bachelor degree level is required.
Recommended optional programme components
Minasi, M.:The Complete PC Upgrade and Maintenance Guide,Sybex, 1998, ISBN 0782121519
Brandejs, M.:Mikroprocesory Intel Pentium a spol.,Grada Publishing, ISBN 80-7169-041-4
Kainka, B. Berndt, H.J.: Využití rozhraní PC pod Windows, HEL, 2000, ISBN 80-86167-13-5
Minasi, M.: PC velký průvodce hardwarem. Grada Publishing, ISBN 80-7169-667-6
Planned learning activities and teaching methods
Teaching methods depend on the type of course unit as specified in the BUT Rules for Studies and Examinations.
Lectures provide the explanation of basic principles, subject methodology, examples of problems and their solutions.
Computer exercises support practical mastering of themes presented in lectures. Active participation of students is required.
Participation at lectures is recommended. Participation at computer exercises is checked.
Course is taking advantage of e-learning (Moodle) system.
Assesment methods and criteria linked to learning outcomes
Evaluation of study results follows the Rules for Studies and Examinations of BUT and the Dean's Regulation complementing the Rules for Studies and Examinations of BUT. Up to 20 points are given for each of two tests in computer exercises. Up to 60 points are given for the final written examination.
Language of instruction
1. Basic concepts of computer techniques, architectures, bottlenecks,
2. Family of x86, 8086 and 80286 microprocessors, addressing in protected mode,
3. 32-bit x86 microprocessors, 80386, linear addressing using descriptor,
4. Cache memory, 80486, introduction of multiple units, Pentium, MMX unit,
5. Superscalar architecture of microprocessor, Pentium Pro, Pentium II, SSE unit, Pentium III,
6. Netburst architecture, Pentium IV, multiprocessing and its implementations in Pentium IV, GPR registers in x86-64 mode,
7. Architecture of AMD64 microprocessors, DCA, Core and Core iX microarchitectures, AVX unit,
8. Bulldozer and Piledriver microarchitecture, APU and its implementations,
9. System memory, principles, parameters, memory timing, types, asynchronous and synchronous DRAM memories (DDR, DDR2, DDR3), parameters and properties, memory modules,
10. Buses, parameters, types, hierarchy, internal PC buses, PCI bus, AGP port, PCI-Express bus, HyperTransport and QPI interconnection, DMI
11. Chipset, parameters and properties, types, hierarchy, chipset evolution,
12. Graphics adapter, parameters and properties, types, 2D and 3D acceleration, GPU, multiprocessing and its implementation in GPU.
The aim of the course is to give students detailed information about processor and computer system architecture and programming from the first generation to present processor and computer system generation based on the PC platform, memory subsystem, system buses, chipset, and other particular components of computer system.
Specification of controlled education, way of implementation and compensation for absences
It is obligatory to work through all computer exercises and tests to complete the course. Other forms of checked instruction are specified by a regulation issued by the guarantor of the course and updated for every academic year.
Classification of course in study plans
- Programme AUDIO-P Master's
branch P-AUD , 1. year of study, summer semester, 6 credits, optional specialized
- Programme EEKR-M1 Master's
branch M1-TIT , 1. year of study, summer semester, 6 credits, optional specialized
- Programme IBEP-V Master's
- Programme EEKR-CZV lifelong learning
branch ET-CZV , 1. year of study, summer semester, 6 credits, optional specialized