Přístupnostní navigace
E-application
Search Search Close
Applied result detail
SMRČKA, A.; VOJNAR, T.
Original Title
Framework for Formal Verification of Clock Domain Crossing
English Title
Type
Software
Abstract
Conventional technique of hardware design formal verification is based on modelling zero-delay changes of signal value. Unfortunatelly, this type of abstraction hides the problem of clock domain crossings (CDCs) which cause is either in metastability or in a synchronization protocol design. CDCreloaded is a framework which gathers all one need for formal verification and analysis of hardware designs including asynchronous components. The framework consists of several components including (i) the tool cdcreveal for detection and extending of parts of a design prone to CDC problems, (ii) the tool envgen for generating an environment of a verified component, and (iii) the tool for niCE for building a filtered content of a counter-example to make the analysis of a discovered fault easier for a QA engineer.
Abstract in English
Keywords
clock-domain crossing, formal verification, environment specification
Key words in English
Location
http://www.fit.vutbr.cz/~smrcka/w/doku.php?id=research:cdcreloaded
Licence fee
In order to use the result by another entity, it is always necessary to acquire a license
www
Documents
cdcreloaded-1.2.tar