Evolutionary Functional Recovery in Virtual Reconfigurable Circuits

Evolutionary Functional Recovery in Virtual Reconfigurable Circuits

Peer-reviewed article not indexed in WoS or Scopus

A virtual reconfigurable circuit (VRC) is a domain-specific reconfigurable device developed using an ordinary FPGA in order to easily implement evolvable hardware applications. While a fast partial run-time reconfiguration and application-specific programmable elements represent the main advantages of VRC, the main disadvantage of the VRC is the area consumed. This study describes experiments conducted to estimate how the use of VRC influences the dependability of FPGA-based evolvable systems. It is shown that these systems are not as sensitive to faults as their area-demanding implementations might suggest. An evolutionary algorithm is utilized to design fault tolerant circuits as well as to perform an automatic functional recovery when faults are detected in the configuration memory of the FPGA. All the experiments are performed on models of reconfigurable devices. 

A virtual reconfigurable circuit (VRC) is a domain-specific reconfigurable device developed using an ordinary FPGA in order to easily implement evolvable hardware applications. While a fast partial run-time reconfiguration and application-specific programmable elements represent the main advantages of VRC, the main disadvantage of the VRC is the area consumed. This study describes experiments conducted to estimate how the use of VRC influences the dependability of FPGA-based evolvable systems. It is shown that these systems are not as sensitive to faults as their area-demanding implementations might suggest. An evolutionary algorithm is utilized to design fault tolerant circuits as well as to perform an automatic functional recovery when faults are detected in the configuration memory of the FPGA. All the experiments are performed on models of reconfigurable devices. 

hardware, logic design, reliability, reconfigurable circuit, evolutionary algorithm

hardware, logic design, reliability, reconfigurable circuit, evolutionary algorithm

SEKANINA, L.

30.07.2007

1550-4832

ACM Journal on Emerging Technologies in Computing Systems

3

2

United States of America

1

22

22

http://www.fit.vutbr.cz/~sekanina/publ/ject/ject07.pdf