Publication result detail

CMOS-RC Colpitts Oscillator Design Using Floating Fractional-Order Inductance Simulator

KARTCI, A.; HERENCSÁR, N.; BRANČÍK, L.; SALAMA, K. N.

Original Title

CMOS-RC Colpitts Oscillator Design Using Floating Fractional-Order Inductance Simulator

English Title

CMOS-RC Colpitts Oscillator Design Using Floating Fractional-Order Inductance Simulator

Type

Paper in proceedings (conference paper)

Original Abstract

This paper deals with CMOS fractional-order inductance (FoL) simulator design and its utilization in 2.75th-order Colpitts oscillator providing high frequency of oscillation. The proposed floating FoL is composed of two unity-gain current followers (CF +/- s), two inverting voltage buffers, a transconductor, and a fractional-order capacitor (FoC) of order 0.75, while the input intrinsic resistance of CF. is used as design parameter instead of passive resistor. The resulting equivalent inductance value of the FoL can be adjusted via order of FoC, which was emulated via 5th-order Foster II RC network and values optimized using modified least squares quadratic method. In frequency range 138 kHz -2.45 MHz the L. shows +/- 5 degree phase angle deviation. Theoretical results are verified by SPICE simulations using TSMC 0.18 mu m level-7 LO EPI SCN018 CMOS process parameters with +/- 1 V supply voltages.

English abstract

This paper deals with CMOS fractional-order inductance (FoL) simulator design and its utilization in 2.75th-order Colpitts oscillator providing high frequency of oscillation. The proposed floating FoL is composed of two unity-gain current followers (CF +/- s), two inverting voltage buffers, a transconductor, and a fractional-order capacitor (FoC) of order 0.75, while the input intrinsic resistance of CF. is used as design parameter instead of passive resistor. The resulting equivalent inductance value of the FoL can be adjusted via order of FoC, which was emulated via 5th-order Foster II RC network and values optimized using modified least squares quadratic method. In frequency range 138 kHz -2.45 MHz the L. shows +/- 5 degree phase angle deviation. Theoretical results are verified by SPICE simulations using TSMC 0.18 mu m level-7 LO EPI SCN018 CMOS process parameters with +/- 1 V supply voltages.

Keywords

Colpitts oscillator; fractional-order capacitor; FoC; fractional-order inductor; FoL; fractional-order oscillator

Key words in English

Colpitts oscillator; fractional-order capacitor; FoC; fractional-order inductor; FoL; fractional-order oscillator

Authors

KARTCI, A.; HERENCSÁR, N.; BRANČÍK, L.; SALAMA, K. N.

RIV year

2019

Released

05.08.2018

Publisher

IEEE

Location

Windsor, Canada

ISBN

978-1-5386-7392-8

Book

Proceedings of the 2018 61st IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)

Pages from

905

Pages to

908

Pages count

4

URL

https://ieeexplore.ieee.org/document/8623859

Full text in the Digital Library

http://hdl.handle.net/11012/194801

BibTex

@inproceedings{BUT149089,
  author="Aslihan {Kartci} and Norbert {Herencsár} and Lubomír {Brančík} and Khaled Nabil {Salama}",
  title="CMOS-RC Colpitts Oscillator Design Using Floating Fractional-Order Inductance Simulator",
  booktitle="Proceedings of the 2018 61st IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)",
  year="2018",
  pages="905--908",
  publisher="IEEE",
  address="Windsor, Canada",
  doi="10.1109/MWSCAS.2018.8623859",
  isbn="978-1-5386-7392-8",
  url="https://ieeexplore.ieee.org/document/8623859"
}

Documents

2018 CMOS-RC Colpitts Oscillator Design Using Floating Fractional-Order Inductance Simulator
CMOS-RC-VUT