Přístupnostní navigace
E-application
Search Search Close
Applied result detail
MUSIL, P.; MUSIL, M.; ZEMČÍK, P.; JURÁNEK, R.
Original Title
VHDL Detector IP Core
English Title
Type
Functioning sample
Abstract
The firmware is written in VHDL and its purpose is to configure FPGA circuit so that it detect objects in video using WaldBoost method with scaled video. This implementation is a high-perfrmance one that works on a video stream on-the-fly without any need of external frame buffer. Firmware is optimized primarily for Xilinx Zynq SoC platform.
Abstract in English
Keywords
FPGA, VHDL, WaldBoost, object detection
Key words in English
Location
http://www.fit.vutbr.cz/units/UPGM/prod/index.php?id=484¬itle=1
Licence fee
In order to use the result by another entity, it is always necessary to acquire a license
www